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The major objective of this contract is to apply probabilistic modeling 
techniques developed at RTI under a previous NASA contract to a NASA in-house R 
and D system and to conduct research necessary to further develop techniques appro- 
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design and development by the Astrionics Laboratory of MSFC (Marshall Space Flight 
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PREFACE 
This  r e p o r t  is  the  s i x t h  t echn ica l  r e p o r t  issued under Contract NASw-905. A 
des ign  r e l i a b i l i t y  a n a l y s i s  is  presented f o r  a s p e c i f i c  po r t ion  of t h e  MSFC 250 
volt-ampere s t a t i c  i n v e r t e r  c i r c u i t  t o  i l l u s t r a t e  t h e  use of some a n a l y s i s  
techniques f o r  r e so lv ing  design problems. C i r c u i t  performance and l i f e  were used 
j o i n t l y  as  c r i t e r i a  f o r  comparing th ree  candidate  c i r c u i t s  and t h e  s tudy i l l u s t r a t e s  
t h e  importance of consider ing both in  des ign  cons ide ra t ions .  Worst-case analyses  
u t i l i z i n g  simple models f o r  c i r c u i t  operat ion are used f o r  performance cons ide ra t ions  
and r e l i a b i l i t y  p red ic t ion  models employing both two- and t h r e e - s t a t e  l o g i c  f o r  
components, w e r e  used f o r  l i f e  analyses.  
Other e f f o r t  under t h i s  cont rac t  c o n s i s t s  of assembling and desc r ib ing  
a v a i l a b l e  a n a l y s i s  techniques and t h i s  r e p o r t  i s  intended as  a r e fe rence  f o r  a 
sample a p p l i c a t i o n  of elementary techniques. Major c o n t r i b u t o r s  i n  t h i s  e f f o r t  
were C .  D.  Parker  and W. S. Thompson. 
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1.0 Introduction 
A 250 volt-ampere static inverter is being employed as a working example for 
the stfidji sf reliability analysis procedures. The functional operation of the inverbx 
is described in Reference 1. A preliminary engineering design review was conducted 
and is presented in Reference 2. That analysis served as a first review of the 
circuit design and identified certain problem areas to be investigated in later 
studies . 
This report is concerned with additional analysis of a specific portion of the 
inverter circuit, viz., the output circuitry of the timing section. This analysis 
has resulted in recommendations for modifying the design to enhance the reliability. 
It also serves to illustrate certain elementary reliability techniques and will be 
referenced in later reports. 
In the following text, the design problem is first defined and the analysis 
approach explained. The techniques employed in the analysis are conventional 
consisting of both two-state and three-state logic computations €or circuit life 
and simple worst-case type calculations for performance. 
more sophisticated techniques exist,but they, in general, require more parts data than 
was available for this analysis. The elementary techniques employed herein were 
adequate for resolving the specific questions at hand. 
It is recognized that 
2.0 Problem Definition 
The original version of the basic circuit analyzed is defined by the schematic 
diagram in Fig. 1. (The dashed boundaries identify portions of the circuit with 
functional circuit elements as defined in Reference 1 with element numbers conform- 
ing to designations used in the complete inverter analysis.) The circuit presented 
is one of five identical timing channel circuits comprising the output of the 
timing section of the static inverter. An additional timing channel is shown in the 
schematic diagram in Fig. 2 and differs from the basic circuit in that additional 
I I 
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I I I Generator A I Circuits 
R1 = 392R R30 = 5R Note: Values for Rp and Rs 
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R16 = 1.5K R, = 0.72n eight transformers. 
Fig. 1. Timing Channel Circuit No. 1 (Model 1) 
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Figure 2. Timing Channel Circuit No. 5 
3 
parallel loads, the electronic switches, are on the flip-flop outputs. 
of the analysis are shown to be equally applicable to this circuit. 
similar circuit, the magnetic amplifier input driver, for which the general results 
are also applicable is shown in the schematic diagram in Fig. 3 .  
The results 
Another 
The functional operation of the circuits is described in detail in Reference 1. 
In summary, the major power conversion is performed in the power converters by 
switching transistors 436 and 437. 
400 cps rate by the timing signals which originate in either one of the two timing 
signal generators which operate in standby redundancy. 
output stage of the timing Signal generators are silicon integrated circuits which 
do not have sufficient power capability to drive transistors 436 and 437 directly, 
hence the need for the TPA (timing pulse amplifier). 
There are alternately turned ON and OFF at a 
The flip-flops in the 
The outputs of the active flip-flop are a positive-going 400 cps square-wave 
pulse train and its logic complement. 
Q1 and 42 to alternately turn them ON and OFF. Through this push-pull operation 
and the transformer coupling, adequate base drive is provided to transistors 436 
and 437. 
These provide the base drive to transistors 
The diodes at the interface between the redundant timing generators and the 
TPA serve several roles identified as follows: 
The complete diode coupler element is an OR gate included primarily to 
isolate the active flip-flop from the inactive one. 
During the high level dwell of the flip-flop output the diodes, in 
conjunction with R1 and R2, regulate the base currents due to their 
forward voltage drops. 
During the low level dwell of the flip-flop output,the diodes serve as 
threshold devices to prevent the low level outputs from turning the 
transistors Q1 and 42 during their required OFF period. 
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Figure 4 .  Timing Channel Circuit No. 1 (Model 2) 
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The application of these diodes and their influence on performance and life of the 
circuit has been a major concern in the analysis. 
The problem resolved in this analysis was initially considered in Section 2.7 
of Reference 2. An earlier version of this circuit used 619 ohms and the resistance 
values for R1 and R2, and the conclusion of that analysis was that the base currents 
to Q1 and 42 were inadequate. 
addition to a subsequent modification in which R1 and R2 were changed from 619 ohms 
to 392 ohms, this analysis considers two other circuit configurations as candidates 
for improving the design. The analysis is devoted to comparing the three versions 
of the circuit for both performance and life to select the version that offers the 
greatest assurance for successful operation. To facilitate discussion, the three 
circuit versions are explicitly defined as follows: 
Further study of this was considered necessary. In 
Model 1 
Model 1 of the circuit is as shown in Fig. 1 which is the same as the 
original version analyzed in Ref. 2 except that R1 and R2 are 392R 
of 619R. 
instead 
Model 2 
Model 2 of the circuit is shown in Fig. 4.  In this model, a pair of 
parallel diodes in the base circuits of transistors Q1 and 42 are eliminated 
and the values of R1 and R2 are changed. 
Model 3 
Model 3 of the circuit which is shown in Fig. 5 eliminates the diodes 
and adds resistors R1' and R2'. Model 3 i s  the circuit recommended for use 
in the inverter as supported by the analyses herein. 
3.0 Analyses of the Basic Timing Channel Circuit 
The purpose of this section is to present in detail the considerations, 
assumptions, and calculations in the analysis of the three models of the basic 
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Figure 6. SN511A Emitter Follower Output Characteristics and Equivalent 
Circuit 
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timing channel circuits as defined in Section 2.0. 
are first presented in Section 3.1 and are followed by analyses for life in 
Section 3.2. 
Analyses for circuit performance 
3.1 Analyses for Performance 
Analyses for performance of all three circuit models identified in Section 2 
are presented separately below. The major basis for comparing the circuits is the 
estimate of minimum base current to transistors Q1 and 42 during their required 
ON period and the maximum power dissipation requirements of the flip-flops. These 
major results are summarized in TableIIIfor comparing the models, and a concluding 
discussion on the comparison is presented in Section 6. 
of the circuit related to performance are also considered below, although this is 
Certain other aspects 
not comprehensive because many aspects of the circuit performance were discussed 
in Reference 2. For example, power dissipation in resistors is not discussed 
in this report, but in every case the dissipation is well within acceptable limits. 
Because the circuits are digita1,worst-case type calculations are employed to 
compare the important performance attributes. Nominal resistor values are used in 
the calculations since the expected one percent variations have a negligible effect 
usually lost in round-off errors. 
Since the application of transistors Q1 and 42 in terms of required collector 
current are identical for all three circuit models, the required base drive 
for saturating the transistors during the ON period is first estimated from 
the maximum collector current requirement and the minimum dc gain, 
hFE* 
340 
'BE(Q36) 
- 
'in 'CE, sat(Q1) I, = 3 
340 b 
To estimate the maximum required collector current the following worst-case 
conditions are assumed: 
8 
= 30 v 'in 
is neglected 'CE , sat (Ql) 
'BE(Q36) = 1 \I (manufacturer's rated value for a case temperature 
of 150°C and base current of 450 ma) 
= transformer T9 primary winding resistance 
%9,P 
= 19.3~2 minus 5% (19.3R represents the average measured 
values for eight transformers) 
R3 0 = 5R minus 5% 
Using these values in (11, the maximum collector current requirements are 
IC (max) = 101 ma . (2) 
The rated collector current of transistors Q1 and 42 which are STC S2N2034A 
transistors is 3 amps allowing more than adequate safety margin. A worst-case 
value of hFE is needed for the conditions I 
worst-case temperature. The operating temperature range is -25'C to *lOO°C. For 
the 2N2034A silicon transistor, the manufacturer claims relatively small variations 
of hFE with temperature, and laboratory measurements on a sample of these tran- 
sistors support this claim. In Reference 3, the manufacturer shows h increasing 
almost linearly from 0.9 of its room temperature value at 125'C to 1.1 time its 
room temperature value, as the temperature is decreased to -25'C. Reference 3 also 
shows a negligible change in h for collector current variations between 100 and 
250 ma. 
specification (Reference 4) value for a minimum value of h 
collector current, and a V value of 1 v, i.e., 46, to be the worst-case value 
= 101 ma, VCE = 1 v maximum and C 
FE 
FE 
These factors are considered justification for accepting the screening 
at 125'C, 250 ma FE 
CE 
of hFE for the application considered here. 
Using the above estimate of maximum collector current requ 
minimum dc gain, the base current required to assure saturation 
worst-case conditions is 
rements and 
for the assumed 
9 
- - E  lo' 2 . 2  ma . IB(sat) 46 (3 )  
The flip-flops used in the timing enerators are Texas Instruments SNSllA 
integrated circuits. 
configurations in the SNSllA units. 
directly from the manufacturer's data sheet (Reference 5) and is assumed to 
represent a worst-case condition for computing base-drive currents to the transistor 
switches. This assumes that the Vcc supply will always be more than 6 v. 
measured output impedances from a sample of the SN511A units were much less than the 
200 n typical output impedance provided in Reference 5. 
in Figure 6 corresponding to Vcc = 7.2 v is assumed to represent a worst-case 
condition for computing flip-flop power dissipation. This characteristic was 
estimated by extrapolating from the manufacturer's Vcc = 3 v and V 
teristics to obtain a characteristic corresponding to V = 7 . 2  volts. For the 
values of flip-flop output current expected, it is anticipated that any change in 
the flip-flop output impedance would be a decrease in impedance. 
2 0 0 ~  is used again as a worst-case value. 
The outputs to the TPA are derived from emitter follower 
The characteristic for Vcc = 6 v is taken 
The 
The output characteristic 
= 6 v charac- cc 
cc 
Consequently, 
The power dissipation curves for the SN511A included in Figure 6 and the 
calculations of flip-flop power dissipation for different outputs were determined 
from 
'f - '(no load) + (vcc - vff) Iff ( 4 )  
= flip-flop power dissipation with no external load, 
= supply voltage to flip-flop, 
where '(no load) 
Vcc 
Vff = emitter follower output voltage, and 
Iff = emitter follower output current. 
This relationship assumes that the path of current flow through the flip-flop is 
through the emitter-follower output transistor and, consequently, the power 
10 
dissipation due to external loads is the product of the voltage drop across this 
path and the current through it. 
the losses in the remainder of the flip-flop circuit. A typical value of 7mw for 
P 
considered to provide conservative estimates. 
The no-load power dissipation term represents 
was selected from Reference 5. Since V cc > Vff at no load, ( 4 )  is (no load) 
In the following analyses, circuits Models 1, 2 and 3 are compared for two 
conditions defined as follows: 
Condition 1: For computing minimum base currents, it is assumed that: 
(1) Flip-flop output characteristics are for V = 6 v (see Fig. 6 ) ,  
(2) p-n junction voltage drops have maximum values of 0.9 v, and 
(3)  resistors exhibit nominal values. 
cc 
Condition 2: For computing maximum flip-flop power dissipation,it is assumed 
that: 
(1) Flip-flop output characteristics are for V = 7.2 v (see Fig. 6 ) ,  
( 2 )  
(3)  resistors exhibit nominal values. 
cc 
p-n junction voltage drops have minimum values of 0.45 v, and 
Nominal values of resistance are assumed since their *l% variations are insignificant 
in comparison to other variations. 
represent worst-case values for operation at extremes of 0°C and 100°C for ambient 
temperature . 
The junction voltage drops were selected to 
Model 1 
The schematic diagram for the Model 1 circuit is shown in Fig. 1. Using the 
Thevenin equivalent circuit shown in Fig. 6 to represent the flip-flop output 
characteristics, estimates of base current to transistors Q1 and 42 are conveniently 
computed by 
11 
Results for the two conditions are as follows: 
Condition 1: IB = 2.1 ma; P = 12.8 mw. ff 
Condition 2: I = 6.3 ma;P = 28.6 mw. B ff 
On the basis of the assumed worst-case defined by Condition 1, base current is 
clearly marginal in comparison to the minimum requirement of 2.2 ma but well 
within flip-flop power dissipation capabilities. 
more than adequate with flip-flop power dissipation also within requirements. 
For Condition 2, base drive is 
Model 2 
The schematic diagram for Model 2 of the circuit is shown in Fig. 4 .  Since 
a diode drop in the base circuit has been eliminated, estimates of base current for 
transistors Q1 and 42 are obtained by 
vs - 'CR - 'BE(Q~) - 'BE(Q~) 
(200R + R1) R15 * I =  B 
Equation (6) is, however, first solved for R1 and used to compute the value of 
R1 (and R2) that provides an acceptable design for base current. Using conserva- 
tively 2.7 ma for IB and worst-case values of 0.9 v for V 
558R is obtained. With this value of R1, the results of estimates for the two 
conditions are: 
and V a value of BE(Q1) CRY 
Condition 1: IB = 2.7 ma, the design value; Pff = 14.4 mw. 
Condition 2 :  IB = 5.4 ma; Pff = 25.0 mw. 
The base drive for the worst-case represented by Condition 1 is adequate, and 
flip-flop power dissipation for worst-case Condition 2 is within requirements. 
The Model 2 circuit definitely represents an improvement over Model 1 in 
performance. The elimination of a pair of parallel diodes does not jeopardize 
12 
either the isolation between redundant flip-flops or the threshold function. The 
motivation for considering Model 3 ,  as a potential improvement in the circuit, is 
provided strictly by the attempt to remove the critical failure modes of the diodes 
as identified in Section 3 . 2 . 2 .  
Model 3 
A schematic diagram of the Model 3 circuit is shown in Fig. 5. In Models 1 and 
2 ,  the diodes adequately serve to isolate the active flip-flop from the inactive one 
preventing loss of base drive to transistors Q1 and 4 2  during the high voltage 
dwell of the flip-flop outputs. The occurrence of open modes of failure of the 
diodes on the active flip-flop output will cause circuit failure and it is shown in 
Section 3 . 2 . 2  that improvement in circuit life results with Model 3 if no additional 
critical failure modes, i.e., failure modes that cause circuit failure, are intro- 
duced. The only additional potential critical failure modes introduced are 
(1) 
(2)  
the failure of R1, Rl’, R2 or R2‘ in a shorted mode 
the failure of the inactive flip-flop in the mode with its output leads 
grounded, or 
(3) the shorting of the flip-flop output leads. 
In considering the first failure mode, short of either resistor provides a 
direct path for current flow back into the output of the inactive flip-flop. The 
input current versus voltage characteristics, looking back into a non-failed and 
inactive flip-flop is of a diode threshold type for the voltage levels of interest. 
This was established from laboratory measurements of a number of flip-flops while 
connected in the actual inverter breadboard circuitry. Typically, for an applied 
voltage of one volt representing a maximum base-emitter voltage for Q1 and 4 2  the 
equivalent resistance is 1.25KQ and, of course, increases with decreasing applied 
voltage. In the considerations below the required value for R1, Rl’, R2, R2’ to 
eliminate the criticality of the second and third failure modes identified above 
13 
is computed as a value less than 1.25KR, therefore, the short of either resistor is 
not critical . 
It follows logically that the third failure mode is not critical if the second 
is not since the impedance from the higher voltage to the low voltage in the third 
mode is greater than the impedance to ground in the second mode. 
of the second mode depends on values of R1, Rl', R2 and R2/, and the goal of the 
following analysis is to determine the value of these resistors such that this 
failure mode is not critical. With the output of the inactive flip-flop, say 
flip-flop lB, grounded the base current is expressed by 
The criticality 
- vs - VBE(Q1) - VBE(Ql)(R15 1 + z) 1 .
IB - 200R + R1 (7) 
Solving (7) for R1 (with R 1 '  = R1) and using the required value of 2.2 ma for base 
BE(Q1) current and a worst-case condition of V 
R1, Rl', R2 and R2/ which preclude the criticality of the failure mode are computed 
to be 582Q. 
= 0.9 v, the equivalent values of 
Using this value of resistance, a summary of the estimates for base current 
and flip-flop power dissipation for several conditions are as follows: 
Condition 1: With the inactive flip-flop failed such that either output lead 
is shorted to ground. IB = 2.2 ma; Pff = 17.7 mw. 
Condition 2: With the inactive flip-flop failed so that either output lead is 
= 26.7 m. ff shorted to grormd; - 5.1 ma; P - 
Condition 1: 
Condition 2: 
For normal operation; IB = 3.7 ma; P = 17.7 IUW. 
For normal operation; IB = 5.8 ma; Pff = 26.7 mw. 
ff 
The above results show that Model 3 is a sound choice based on performance. 
Even though its purpose was to eliminate a potential failure mode, the occurrence 
of this mode is expected to be extremely rare. 
operating in a normal non-failed mode, the base current is more than adequate and 
For worst-case conditions, while 
14 
, flip-flop power dissipation is within requirements. 
channel circuit is the design recommended for use in the inverter. 
This model of the timing 
It is shown in the next section that the resistive coupling technique employed 
in this model is also recommended for use in the magnetic amplifier driver circuit 
and the timing channel which drives the electronic switch; however, different values 
of the base resistors than those determined in this analysis are recommended. 
3 . 2  Analysis for Life 
In this analysis, the circuit is assumed to be either failed or non-failed 
subject to the effect of failed or non-failed states of the circuit components. 
Circuit failure inplies that it is completely inoperative or that its performance 
has degraded to an extent that it no longer possesses any functional utility. The 
approach followed is to compare the liklihoods of survival (i.e. success or 
non-failure) for the three circuit models. 
Because of research interest in analysis methods available for resolving 
problems of this type, two techniques were employed and are presented even though 
the results are contradictory. Both techniques are conventional but differ in 
depth. The first, presented in Section 3 . 2 . 1 ,  employs simple two-state (failed 
versus non-failed) logic with each component failure assumed critical to circuit 
operation unless the failure is protected by redundancy. The second technique, 
presented in Section 3 . 2 . 2 ,  uses three-state logic where each component is assumed 
to be in one of the three states: normal operation, failed "open", or failed "short". 
The basis for combining the logic events is a failure mode and effects analysis 
wherein the effect of each component state is considered for its effect on circuit 
operation. Because of the additional depth in treating component failures, more 
confidence is placed in the results of the second technique. 
15 
3 . 2 . 1  Analyses w i t h  Two-State Logic 
Since the d i f f e r e n c e s  among t h e  t h r e e  models as shown i n  F igs .  1, 4 and 5 
involve only the coupling c i r c u i t s  and t h e  t iming p u l s e  a m p l i f i e r ,  t h i s  a n a l y s i s  
cons iders  only t h e  components i n  t h e s e  c i r c u i t s .  The d i f f e r e n t  c i r c u i t  models 
a r e  considered s e p a r a t e l y  below. 
Model 1 
With t h e  except ion of p a r a l l e l  diodes,  a l l  components appear i n  l o g i c  sequence 
wi th  t h e i r  success p r o b a b i l i t i e s  combining as products .  
of i d e n t i c a l  diodes i n  p a r a l l e l  combine a s  pcR(2 - p CR 
p r o b a b i l i t y  for  a s i n g l e  diode. 
series have success p r o b a b i l i t y  pcR(2 - p 
P1(S) including a l l  components of i n t e r e s t  i s  
The success  p r o b a b i l i t i e s  
) where p CR i s  t h e  success  
Thus, t h e  e i g h t  p a i r s  of p a r a l l e l  diodes i n  l o g i c  
8 8 
) . The c i r c u i t  success  p r o b a b i l i t y  CR 
(8) 
8 8 2  2 2 
= PCR ( 2  - PCR) P R 1  PR15 PQ1 
where t h e  p r o b a b i l i t i e s  f o r  i d e n t i c a l  components (e.g.  R 1  and R2) i n  t h e  t iming 
p u l s e  ampl i f ie r  were equated. 
Model 2 
Model 2 e l imina tes  f o u r  p a i r s  of p a r a l l e l  diodes,  and f o r  t h e  remaining f o u r  
4 4 
CR p a i r s ,  t h e  combined success p r o b a b i l i t y  i s  p ( 2  - pcR) . 
cmpscents  re=.,aln iiiichasged, t h e  c i r c u i t  success  p r o b a b i i i t y  f o r  Model 2 i s  
Since t h e  o t h e r  c i r c u i t  
2 
'R15 
2 
pQ1 
TO compare t h e  success  p r o b a b i l i t y  of Model 2 w i t h  Model 1, t h e  r a t i o  
P2(S)/P1(S) i s  considered. 
t r a n s i s t o r s  a r e  n e a r l y  the same f o r  t h e  two models ( i . e . ,  t h e i r  stresses are near ly  
t h e  same), t h e i r  success  p r o b a b i l i t i e s  i n  t h e  two models a r e  considered equiva len t  
and cance l  i n  the r a t i o .  
Model 1 thus r e s u l t s  as represented by 
Assuming t h a t  t h e  a p p l i c a t i o n  of t h e  r e s i s t o r s  and 
An i n c r e a s e  i n  t h e  success  p r o b a b i l i t y  of Model 2 over 
16 
' 
which always holds  s i n c e  0 < pCR < 1. 
Model 3 
I n  Model 3 ,  a l l  diodes are el iminated and r e s i s t o r s  R1'  and R2 ' , i den t i ca l  t o  
R 1  and R 2 ,  a r e  added. The added r e s i s t o r s  appear i n  l o g i c  series wi th  the  o t h e r  
c i r c u i t  components, thus the  c i r c u i t  success p r o b a b i l i t y  P (S) f o r  Model 3 i s  3 
(11) 
4 2  2 
'3") = 'R1 'R15 'Q1 
To compare the  success p robab i l i t y  of Model 3 wi th  t h a t  of Model 2 ,  the  r a t i o  
of success  p r o b a b i l i t i e s  i s  again considered. Assuming again t h a t  t h e  a p p l i c a t i o n  
of t he  r e s i s t o r s  and t r a n s i s t o r s  i s  s u f f i c i e n t l y  near t he  same i n  the  two models 
t h a t  t h e i r  success p r o b a b i l i t i e s  are  equ iva len t ,  t he  r a t i o  i s  
n L 
P 3 W  'R1 
4 .  
- =  
P2(S) 4 
PCR ( 2  - PCR) 
To complete the comparison i t  i s  necessary t o  provide more information on the  
CR success  p r o b a b i l i t i e s  p and p Assuming constant  f a i l u r e  rates A and A 
f o r  t hese  p a r t s ,  t he  r a t i o  can b e  expressed i n  terms of t h e  nega t ive  exponent ia l  
R 1  CR' R 
l i f e  d i s t r i b u t i o n  of the parts ,  o r  
The na tu re  of t h i s  funct ion provides t h a t  t he  denominator w i l l  be  always g r e a t e r  
than the  numerator as t + 0. The only ques t ion  i s  t h e  comparison a t  l a r g e r  values  
of time compared t o  mission durat ions.  
Typical f a i l u r e  r a t e s  f o r  these type p a r t s  quoted i n  Reference 6 a r e  
= 0.0145 x f a i l u r e l h r .  and A = 0.001 x f a i l u r e s l h r .  Using these  l R  CR 
v a l u e s ,  i t  can be shown t h a t  the denominator i s  g r e a t e r  than the  numerator f o r  a l l  
1 7  
t > 0. 
terms of their relative values, Model 2 is concluded to be superior to Model 3 in 
terms of success probabilities using two-state logic. 
Thus P2 > P or assuming that the quoted failure rates are realistic in 3' 
It is emphasized here that this same result is not obtained in Section 3.2.2 
using the three-state logic as supported by a. failure mode and effects analysis. 
This serves to illustrate pitfalls that may result at times from using over- 
simplified models. 
example, at some value of X CR > XR the results reverse. 
It is also noted that the above result is not general. For 
Comparing Model 3 with Model 1, the ratio is 
2 
-- P3(S) 'R1 
P1(S) - 8 8 
PCR (2 - PCR) 
Again, assuming the negative exponential life distribution and the failure rates 
quoted above for the resistor and diode, it can be shown by similar argument 
that Pl > P3. Again, the result differs from that obtained in Section 3.2.2 using 
three-state logic. 
3.2.2 Analyses with Three-State Logic 
Using three-state logic to compute the probability of circuit survival provides 
added sophistication over the analyses using two-state logic in Section 3.2.1. 
this analysis, the interest is on the state of the circuit component between each 
pair of terminals. The component is assumed to be in one of the three operating 
modes of (1) normal ("non-failed" or operation, (2) failed "open"; or 
(3) failed "short". For each circuit model, a failure mode and effects analysis 
is first performed wherein 
identified and the effect it has on circuit operation established. 
logic, an expression for the probability of survival is derived as a basis for 
comparing the three models from the standpoint of life. 
In 
the possible failure modes of each circuit component are 
Using three-state 
To simplify the analysis, the problem is formulated in the simplest manner that 
is adequate to resolve the questions at hand. Referring to Figs. 1, 4 and 5 for 
J 
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. t h e  t h r e e  c i r c u i t  models, the ana lys i s  i s  approached on the  b a s i s  whereby given t h a t  
one 01: the  o t h e r  of the f l i p - f l o p s  i s  a c t i v e ,  t he  i n t e r e s t  i s  on the  p r o b a b i l i t y  
t h a t  t he  c i r c u i t  does no t  f a i l  due t o  f a i l u r e  of any o t h e r  p a r t .  This immediately 
e l imina te s  the  event whereby both f l i p - f l o p s  may be a c t i v e  o r  both may be i n a c t i v e ,  
e i t h e r  of t hese  obviously causing f a i l u r e  of t he  timing channel. A s  w i l l  be 
demonstrated i n  the  ana lyses ,  the i n a c t i v e  f l i p - f l o p  i s  t r e a t e d  simply as a pass ive  
t h r e e  terminal  impedance device i n  considerat ion of f a i l u r e  modes. 
Analyses €o r  each of the c i r c u i t  models a r e  presented  s e p a r a t e l y  below. 
Model 1 
Model 1 of the  timing channel c i r c u i t  i s  presented  i n  F igure  1. To s impl i fy  
t h e  l o g i c , a n  abbrevia ted  ve r s ion  of t he  c i r c u i t  i s  presented  i n  Figure 7 which i s  
a p p l i c a b l e  a l s o  t o  Model 2. 
The f a i l u r e  mode and e f f e c t s  ana lys i s  of t h e  c i r c u i t  i n  Figure 7 i s  summarized 
i n  Table I which con ta ins  a l i s t i n g  of the f a i l u r e  modes of each c i r c u i t  component 
between i t s  terminal  p a i r s  and t h e  r e s u l t i n g  e f f e c t  on c i r c u i t  operat ion.  The 
re ferenced  notes  a r e  presented  i n  Section 4 .  
To d e r i v e  the  p r o b a b i l i t y  of c i r c u i t  s u r v i v a l ,  t he  following l o g i c  n o t a t i o n  i s  
introduced.  For the  element denoted by X,  l e t  
x = event of normal opera t ion  ( i . e . ,  no f a i l u r e ) ,  
X 
X = event of f a i l i n g  open, and 
X = event of f a i l i n g  s h o r t .  
= event of f a i l u r e  ( e i t h e r  open o r  s h o r t ) ,  
0 
S 
Also, l e t  a bar  over a le t ter  denote t h e  complement of an event such t h a t  
- 
X = event t h a t  X does n o t  occur.  
By the above d e f i n i t i o n ,  i t  a l s o  follows t h a t  x = 
The appropr i a t e  f a i l u r e  events t o  be included i n  the  d e r i v a t i o n  of t h e  success 
p r o b a b i l i t y  a r e  t abu la t ed  i n  Table I. I f  i n  t he  f a i l u r e  mode and e f f e c t s  a n a l y s i s ,  
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L-J 
Figure 7. Basic Circuit Configuration for Performing Failure 
Mode and Effects Analysis for Models 1 and 2 
- -  I 
Figure 8. Basic Circuit Configuration f o r  Performing a Failure 
Mode and Effects Analysis for Model 3 
20 
the failure of an element does not cause circuit failure, i.e., is not a critical 
failure mode, it is not included in the derivation. The event of circuit success 
is synonpous  with the event that critical failures, either singly or in combination, 
do not occur. In a probability statement, this is expressed by 
p'(S) = P(Ao + Bo + Cs + Ds + H + I + Js + Ks + L + M) 1 
where "+Ir denotes the union of events. Since 
P(X + Y) = P ( Z ,  Y) 
with the comma denoting intersection, 
Assuming the failures are statistically independent and equating the probabilities 
of identical parts, 
. (18) 
Now element A is a diode-quad configuration with a shunting connection or two 
series pairs of parallel diodes. For a single pair of parallel diodes, the 
probability of both not failing open is p (2  - po) where p 
probability of a single diode not faiiing open. 
represents the 
0 0 
Tiitis f o r  the  diode-quad 
Element C is also an identical diode-quad configuraton; however, in this case, the 
failure mode of interest is a short. 
probability of neither failing short is p2 where p 
a single diode not failing in the shorted mode. 
interest is that both parallel pairs of diodes not fail in the shorted mode 
simultaneously with the probability expressed by 
For a single pair of parallel diodes, the 
represents the probability of 
For the diode-quad, the event of 
S S 
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Table I. Tabulation of P a r t  F a i l u r e  Modes and E f f e c t s  f o r  Models 1 and 2 
F a i l u r e  Mode 
P a r t  (Short  o r  Open) -
(Reference: Figure 7) 
Diode Config. A Short  
Open 
Diode Config. B Short  
Open 
Diode Config. C Shor t  
Open 
Diode Config. D Shor t  
Open 
I n a c t i v e  Flip-Flop: 
@ t o a  
@ t o @  
@ t o @  
R 1  
R2 
R15 
R16 
Q1: 
Col l .  t o  Base 
Base t o  E m i t .  
C o l l .  t o  E m i t .  
42 : 
Coll. t o  Base 
Base t o  E m i t .  
Col l .  t o  E m i t .  
Both 
I 1  
11 
Both 
Both 
Short  
Open 
Short  
Open 
Both 
Both 
Both 
Both 
Both 
Both 
E f f e c t  on 
Timing Channel 
Sustained Operation 
F a i l u r e  
Sustained Operat ion 
F a i l u r e  
F a i l u r e  
Sustained Operation 
F a i l u r e  
Sustained Operation 
Sustained Operation 
11  II 
II II 
F a i l u r e  
F a i l u r e  
F a i l u r e  
Sustained Operation 
F a i l u r e  
Sustained Operation 
F a i l u r e  I 
II 
II 
F a i l u r e  
I 1  
II 
Notes 
(Ref.: Sec. 4)’ 
6 
6 
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. 
Substituting (19) and (20)  into (18), the success probability for Model 1 is 
l 2  2 2  2 P{(S) = p0(2 - pol p s ( 2  - P,) P(h) P(jS) P(Q) C‘ 
This expression will be used for comparison with Models 2 and 3 below. 
Model 2 
Model 2 of the circuit is shown in Figure 4 ,  however, the simplified version 
presented in Figure 10 is used for this analysis. The circuit configuration for 
Model 2 is identical to that of Model 1 except for the elimination of a parallel 
pair of diodes. Since the functions performed by the remaining diodes are 
adequate and identical to the diode-quads, the failure mode and effects analysis 
inTable I and the derivation of the circuit success probability through (18) is 
identical to that of Model 1. For Element A 
and for Element C 
2 
P(Es) = Ps * 
Substitution of (22) and (23) into (18) yields for the success probability of 
Model 2 
As  in Section 3.2.1, the ratio of success probabilities is used to compare models, 
thus 
where the similar terms in the numerator and denominator are assumed equal and 
thus cancel. 
The result depends on whether the denominator is greater than or less than 
unity. It can be shown without great difficulty that near p = ps = 1, the 0 
23 
denominator is greater than unity. 
the denominator of (25) can be written PS, Letting qo = 1 - po and qs = 1 - 
as 
2 2 2  2 Denominator (D) = (1 - 4,) (1 + 2qs - 4,) . 
For q and q near zero, terms of second degree and higher can be neglected. Hence, 
0 S 
D z l  + 4qs > 1, 
and it follows that 
P;(s) > P p  
subject to the assumption that q and q are very near zero. 
0 S 
Model 3 
Model 3 of the circuit is shown in Figure 5, however, for the purpose of 
performing the failure mode and effects analysis, a simplified version is shown 
in Figure 8. The analysis is summarized in Table 11. Using the failure events 
tabulated therein, the success probability is expressed as 
P$(S) = P(H + I + Js + Ks + L + M) 
- - -  - - -  
= P(H, I, Js, Ks, L, MI, 
Using the same simplifying assumptions as in the analysis of Model 1, this reduces 
to 
2 
P(Js) P ( E 1  . (28) 
2 
Again using the ratio of success probabilities for comparison of models 
> 1.0 , -- P p )  1 
P2/(S) Po (2 - Po) Ps - 2  2 2  
since p and p are less than unity. 
superior to Model 2 on the basis of success probabilities obtained with three-state 
Thus, P3 > P2 showing that Model 3 is 
0 S 
logic. This is in direct contrast to the result obtained in Section 3.2.1 using 
two-state logic and illustrates the advantage of using the added sophistication. 
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Table 11. Tabulation Of Part Failure Modes and Effects for Model 3 
(Reference : Figure 8) 
Failure Mode 
Part (Short or Open) 
Inactive F1 ip- 
Flop 
@ to@ 
@)to@ 
(3 to@ 
R1 
R2 
R1' 
R2' 
R15 
R16 
Q1: 
Coll. to Base 
Base to Emit. 
Cell. to Emit. 
42 : 
Coll. to Base 
Base to Emit. 
Coll. to Emit. 
Both 
Both 
Both 
Both 
Both 
Both 
Both 
Short 
Open 
Short 
Open 
Both 
Both 
Both 
Both 
Both 
Both 
Effect on 
Timine. Channel 
Notes Failure 
Event (Ref.: Sec. 4 )  
Sustained Operation 
Sustained Operation 
Sustained Operation 
Failure H 
Failure I 
Sustained Operation 
Sustained Operation 
JS 
KS 
Failure 
Sustained Operation 
Failure 
Sustained Operation 
Failure 
II 
1 1  
Failure 
11  
I t  i .i 
8 
8 
9 
9 
10 
10 
11 
11 
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The additional advantage gained by Model 2 over Model 3 resulted from elimination 
of the diodes and their critical modes of failure without introducing critical 
failure modes of the remaining elements or the added elements R1' and R2'. 
Comparing Model 3 with Model 1, 
> 1.0. (30) 
P$S) 1 
P p )  Po ( 2  - Po) Ps(2 - PSI 4 4 4  
- =  
Since P; > Pi > Pi, Model 3 is selected as the superior circuit and is the model 
recommended for use in the inverter with further supporting analyses presented in 
Section 3.1. 
4 . 0  Notes Accompanying Failure Mode and Effects Analyses 
A failure mode and effects analysis of the basic timing channel circuit was 
performed in Section 3.2.2 and summarized in Tables I and 11. 
in those tables are presented below and provide the justification for designating 
or rejecting a part failure as critical. 
The notes referenced 
(1) A short of either diode configurations A or B as defined in 
Figure 7 
The transistor base current will be excessive but not detrimental either from the 
point-of-view of transistor power dissipation or transistor switching transients 
nor will the power capabilities of the flip-flop be exceeded. The shorted mode of 
failure is thus not considered critical. 
still maintains a continuity of the drive to the timing pulse amplifier. 
( 2 )  An open of either diode configuration C or D obviously does not cause 
circuit failure since the violation between flip-flops is maintained. However, 
in the event of a short circuit,failure does occur. As described in Section 3.1 
under Model 3 ,  the input current versus voltage characteristics,looking back into a 
non-failed and inactive flip-flop to ground,exhibits a diode threshold type 
characteristic. With either diode configuration shorted, the applied voltage 
during the high level voltage dwell of the active flip-flop is sufficiently great 
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to cause significant conduction through the inactive flip-flop. This subtracts 
from the transistor base current resulting in less than the required minimum of 
2 . 2  ma. 
( 3 )  Neither a short nor open between any of the three terminals of the 
inactive flip-flop as illustrated in Figure 7 result in circuit failure. 
case of short, the diodes between the base drive circuit and the inactive flip-flop 
are reverse biased providing adequate isolation between the drive circuits and from 
either drive circuit to ground. An open failure obviously has insignificant effect 
on circuit operation. 
In the 
( 4 )  Both open and short modes of failure of R1 and R2 are assumed to be 
critical. The open mode simply results in loss of drive to the timing pulse 
amplifier. In the short mode continuity for drive to the timing pulse amplifier is 
still maintained. The circuit would be expected to continue operating for a brief 
period; however, the loss of base current regulation will cause excess power 
dissipation in the flip-flops causing it to eventually fail. When the redundant 
timing channel resumes the drive, it too, will fail for the same reason. 
(5) Resistors R15 and R16 are provided primarily as paths for transistor 
collector base leakage currents I during the required OFF period. In the 
event a short of either resistor occurs, the base of the transistor is grour?ded 
resulting in circuit failure. If an open mode of failure occurs, their primary 
function will be jeopardized; however, is not considered to result in circuit 
failure. The maximum collector-emitter voltage during this period is 60 vdc. 
Manufacturer's rating states a maximum value of 0.75 ma for leakage current for the 
condition of 15OoC ambient temperature and a collector-emitter voltage of 80 v. 
Values measured with samples all exhibited leakage currents of less than lOpa at 
30 v collector-emitter voltage and 100°C ambient temperature. 
to be the more critical environment with I increasing with increasing temperature 
With such small values of ICBO, the conduction of the transistor would be negligible 
CBO 
Temperature is known 
CBO 
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during the required OFF period, hence, not causing circuit failure. 
breadboard circuit has been operated for extended periods of time without 
difficulty in ambient temperature extremes of 0°C and 100°C with R15 and R16 open 
circuited . 
The inverter 
(6) Transistors Q1 and 42 failing by either opening or shorting between any 
pair of the three terminals will obviously cause circuit failure. 
(7)  The inactive flip-flop in the Model 3 application still does not cause 
circuit failure for any of the three failure modes shown. 
presented in Section 3.1 wherein the circuit was designed €or 'the value of R1, R1/ , 
R2 /and R2 
Justification was 
that prevented potential criticality. 
(8) The discussion in Note 4 applies directly. 
(9) Neither an open or short of R1' or R2' cause failure. The open mode 
obviously has an insignificant effect. 
shorted mode as critical is given in the analysis of Section 3.1. 
The justification for eliminating the 
(10) The discussion in Note 5 applies directly. 
(11) The discussion in Note 6 applies directly. 
5.0 Consideration of Similar Circuits 
The previous section was concerned with the analysis and redesign of the basic 
timing channel circuit which accounts €or five of the circuits in the static 
inverter. Two similar circuits for which the analyses and results are applicable 
are timing chaccel circzlt No. 5 shown in Figure 2 and the magnetic amplifier 
driver circuit shown in Figure 3. The analyses of these circuits, presented 
below are not as detailed as for the basic circuit in Section 3.0. Rather, the 
Performance and life are discussed collectively for the various versions of the 
circuit considered relying on the previous results. 
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5.1 Timing Channel Circuit No. 5 
A s  shown in Figure 2, the original version of the timing channel circuit No. 5 
is the same as the basic circuit f o r  the other five channels except for the 
additional load on the flip-flop provided by the electronic switches. This added 
load increases the power dissipation requirements on the flip-flops and is important 
in considering modifications of the circuit such as in Model 3 of the basic 
circuit. 
For the circuit as shown in Figure 2 ,  estimates of base current for transistor 
Q1 and 42 and flip-flop power dissipation are computed in a manner similar to that 
in Section 3.1. The worst-case conditions defined in Section 3.1 as Conditions 1 
and 2 are again used with the following exceptions. 
base currents for transistor Q9, it is assumed that the base-emitter voltage drop 
of transistor 426 will not vary more than 0.1 v from the assumed worst-case 
base-emitter voltage drop for transistor Q9 due to their strong correlation through 
their mutual temperature dependence. However, for computing maximum flip-flop 
power dissipation, the drops are assumed equal at a worst-case value of 0.45 v. 
In computing the minimum 
For Model 1 of the circuit, estimates for the two worst-case conditions are: 
Condition 1: With V IB = 1.7 ma, P - 0.8 v.; = 15.7 mw. ff 
= 0.45 v.; IB = 5.6 ma, P 
BE(Q26)- 
= 33.2 mw. BE (426) ff Condition 2: With V 
Even though flip-flop power dissipation is within its rating with the added load, 
the base current is less than the required minimum of 2 . 2  ma stated in (3) and is 
thus inadequate. 
For the Model 2 version of this circuit, the resistance value of 523R for R9 
and R10 are specified to conservatively provide 2.5 ma of base current to transistors 
Q9 and QlO. The results for worst-case conditions with Model 2 are: 
= 0.8 v.; I = 2.5 ma, P = 18.0 mw. BE(Q26) B ff Condition 1: With V 
Condition 2: With VBE(Q26) = 0.45 v.; IB = 5.2 ma, Pff = 31.6 mw. 
Model 2 of this circuit is thus adequate in performance. 
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An adequate design can also be achieved with the Model 3 version using 
resistive coupling. Considering again that failure with the inactive flip-flop 
output leads shorting to ground is the potential critical failure mode of major 
concern, the value of R9, R9/, R10 and R10' which assures the minimum required base 
current of 2.2 ma is computed to be 476il. 
conditions for Model 3 with resistive coupling is as follows: 
A summary of results for worst-case 
Condition 1: 
Condition 2: 
Condition 1: 
Condition 2: 
Based on the above 
With the inactive 
shorted to ground 
the design value; 
With the inactive 
shorted to ground 
Pff = 36.4 mw. 
flip-flop failed with either output lead 
and V 
Pff = 23.4 mw. 
flip-flop failed with either output lead 
and V 
= 2.2 ma, IB(Q~) = 0.8 v.; BE(Q26) 
= 5 . 3  ma, B (Q1) 
= 0.45 v; I 
BE(Q26) 
= 0.8 v; 
BE(Q26) 
= 0.9~ and V 
BE(Q1) 
For normal operation, V 
= 4.1ma, Pff = 23.4. IB (~1) 
= 6.3 ma, B (Q1) = 0.45 v; I BE (426) For normal operation and V 
Pff = 36.4 mw. 
results, the circuit is adequate in performance. 
In the considerations for circuit life, the results of the analysis in 
Section 3.2 are directly applicable. 
calculations employing two state logic, the added components provided by the 
electronic switrh merely appear 3s additionai logic elements in series with those 
of the basic circuit configuration. Thus in performing the ratio comparisons of 
success probabilities, these additional product terms will merely cancel. 
On the basis of circuit success probability 
Using three-state logic failure mode and effects considerations reveal that 
additional critical failure modes are present but in comparing the circuits, do 
not affect the result. With FF5A in Figure 2 active, €or example, an open mode 
of failure for either R52 or R53 will cause immediate switching to the redundant 
timing generator, and if it is operative, result only in a transient in the drive 
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to the timing pulse amplifier. A shorted mode of failure for either of these 
resistors will cause excess drive to the appropriate transistor in the electronic 
switch causing overheating and eventual failure at which time operation will switch 
to the opposite channel. This situation will occur in all three versions of the 
circuit. 
and will cancel in the ratio comparisions of the circuit success probabilities 
revealing the same result as in Section 3.1.2 that the circuit with resistive 
coupling is superior. 
The logic events are in series with the component success probabilities 
5.2 Magnetic Amplifier Driver Circuit 
The schematic diagram for the magnetic amplifier circuit is shown in Figure 3. 
This circuit is identical to the basic timing channel circuit in configuration 
and operation, however, it utilizes different transistors and operates at 4800 cps. 
The performance analysis is conducted in a manner similar to that in 
Section 3.1. Transistors 417 and Q18 are type S2N2102. Maximum collector current 
requirements are computed to be 102 ma. 
specified in manufacturer's data for the conditions corresponding to this applica- 
tion, however, by linear extrapolation from the nearest specified conditions, a 
minimum v a l w  f o r  h of 3 5  is established for the maximum collector current and 
a temperature of O°C. The minimum required base current is thus 2.9 ma. 
The dc gain of transistor Q1 and 42 is not 
FE 
The worst-case conditions defined in Section 4.1, Condition 1 and 2, are 
again used in the analyses. A version of the circuit analogous to Model 1 of the 
other circuits was not considered. For the Model 2 version as shown in Figure 3, 
estimates of transistor base current and flip-flop power dissipation for worst-case 
c.onditions are presented below. 
Condition 1: IB = 4.7 ma; P = 20.0 mw. 
Condition 2: I = 8.4 ma; P = 38.8 IIIW. 
ff 
B ff 
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On the basis of transistor base current, the design is clearly adequate to 
provide the required minimum of 2 . 9  ma. Maximum flip-flop power dissipation is 
greater than any computed previously. Whether this is to be considered excessive 
is subject to question since the derating characteristics of the SN511A flip-flop 
are not specified by the manufacturer. 
redesigning for resistance values of R13 and R14 to provide less but adequate 
transistor base current, however, this was not performed since the Model 3 version 
Power dissipation could be decreased by 
is the preferred circuit. 
In considering the Model 3 version using resistive coupling, the goal is again 
to design to remove the possible critical failure mode of the inactive flip-flop 
output leads shorting to ground. Using 3 ma as the design value for base current, 
a value of 412Q for R13, R13/, R14 and R14/ is established. 
base currents and flip-flop power dissipation €or conditions of interest are as 
follows: 
A summary of estimated 
Condition 1: With the inactive flip-flop failed with either output lead 
shorted to ground; IB = 3.0 ma, the design value; 
Pff = 2 2 . 3  mw. 
Condition 2: With the inactive flip-flop failed with either output lead 
shorted to ground; IB = 6.5 ma, Pff = 3 4 . 4  mw. 
Condition 1: 
Condition 2: 
For Normal operation; IB = 5.2 ma, P 
For Normal operation; IB = 7.6 ma, P -  
= 2 2 . 3  mw. 
= 3 4 , 4  mi. 
ff 
r f  
On the basis of the above results,the circuit employing resistive coupling is 
adequate in performance. 
Since the circuit configuration is identical to the basic timing circuit, 
analayses for life provide the same results as obtained in Section 3.2, i.e., on 
the basis of circuit life, the circuit employing resistive coupling is superior. 
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6.0 Summary of Analyses and Conclusions 
Three models of the basic timing channel circuit for comparison were defined 
in Section 2 and are snown in PLgiire 1, 4 and 5. 
channel circuit No. 5 and the magnetic amplifier driver circuit, also affected by 
the analysis are shown in Figures 2 and 3 .  
from the points-of-view of both performance and life are presented in Section 3 
and the results extrapolated to the similar circuits in Section 5. 
Two similar circuits, timing 
Detailed analyses of the basic circuit 
The major bases for comparing the circuit models in performance were the 
minimum base currents to the switching transistors (e.g., Q1 and 42 in Figure 1) in 
the push-pull amplifier stage and the maximum power dissipation of the flip-flops 
providing the base currents. For circuit life, the comparisons are made on the 
basis of success probabilities or likelihoods os survival using both two-state 
(success vs. failure) logic and three-state (short, open, normal) logic for circuit 
components. 
The results of performance analyses are summarized for comparison in Table 111. 
The minimum required base currents for saturating the switching transistors during 
their required ON period were estimated in Section 3.1 from maximum collector 
current requirements and minimum values of transistor dc gain. The minimum base 
currents for each model are associated with Condition 1 in Table iii, and the 
maximum power dissipation with Condition 2. Condition 1 represents a worst-case 
situation in which the supply voltage to the flip-flops is a minimum, the output 
impedance of the flip-flops is at a maximum, and the p-n voltage drops in the 
circuit are at their extreme value which minimizes the base current. Condition 2 
represents a worst-case situation in which the supply voltage to the flip-flops is 
a maximum, the output impedance of the flip-flops is at a maximurn, and the p-n 
voltage drops in the circuit are at their extreme value which maximizes the 
flip-flop output current and power dissipation. 
since the effect of their '1% variations was determined to be insignificant. 
Resistor variations were neglected 
33 
i 
4 
* m 
m 
N 
rJ 
U 
U 
m 
m 
N 
N 
00 
CO m 
0 
0 
N 
, 
m U 
u3 m 
rl 
u3 rl 
r- 
r- 
4 
N 
N 
* 
m 
N 
0 
m 
I- 
\D 
N 
m 
\D 
U 
u3 m 
4 
U 
* 
m 
N 
N 
In 
0 
ul 
N 
N 
In 
u3 
4 
m 
aJ 
U rl 
N 
0 
03 
4 
* 
4 
W 
0 
m 
U 
rl 
2 
d 
\D 
rl 
N 
m m CO N 
w 
0 
co 
N 
4 
I- 
4 
I 
n 
m 
E -  
G a m  w -  
w N  
7 u .. 
a 
a J a J  
m w  m -4 
F 9 1  u. 
; $  
2 2  
CI 
h 
, 
c 
0 
Li 
C H 
H 
H 
a, m 
P m 
H 
h i  j .. 
v a  aJ 
a J w  
m .rl 
m a %  
a d  
a d  G 
- 4  
m t :  m -  
w 
uaJ 
.rl .rl 
U -1u  
34 
6.0 Summary of Analyses and Conclusions 
Three models of the basic timing channel circuit for comparison were defined 
in Section 2 and are shcwn in Figure 1, 4 and 5. 
channel circuit No. 5 and the magnetic amplifier driver circuit, also affected by 
the analysis are shown in Figures 2 and 3 .  Detailed analyses of the basic circuit 
from the points-of-view of both performance and life are presented in Section 3 
and the results extrapolated to the similar circuits in Section 5. 
Two similar circuits, timing 
The major bases for comparing the circuit models in performance were the 
minimum base currents to the switching transistors (e.g., Q1 and 42 in Figure 1) in 
the push-pull amplifier stage and the maximum power dissipation of the flip-flops 
providing the base currents. For circuit life, the comparisons are made on the 
basis of success probabilities or likelihoods os survival using both two-state 
(success vs. failure) logic and three-state (short, open, normal) logic for circuit 
components. 
The results of performance analyses are summarized for comparison in Table 111. 
The minimum required base currents for saturating the switching transistors during 
their required ON period were estimated in Section 3 . 1  from maximum collector 
current requirements and minimum values of transistor dc gain. The minimum base 
currents for each model are associated with Condition i in Table 111, ax! t h e  
maximum power dissipation with Condition 2. Condition 1 represents a worst-case 
situation in which the supply voltage to the flip-flops is a minimum, the output 
impedance of the flip-flops is at a maximum, and the p-n voltage drops in the 
circuit are at their extreme value which minimizes the base current. Condition 2 
represents a worst-case situation in which the supply voltage to the flip-flops is 
a maximum, the output impedance of the flip-flops is at a maximum, and the p-n 
voltage drops in the circuit are at their extreme value which maximizes the 
flip-flop output current and power dissipation. 
since the effect of their '1% variations was determined to be insignificant. 
Resistor variations were neglected 
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With reference to Table 111, attention is first directed to Model 1, 
Condition 1 where the worst-case base currents are concluded to be inadequate. 
This result, cnupled with considerations for life, provided the initial motivation 
for the investigation of possible design modifications. The maximum flip-flop 
power dissipation for Model 1, tabulated under Condition 2 ,  is well within the 
rated capability of 50 IIIW for 25OC ambient temperature operation. 
In redesigning to provide the minimum required base current, increased power 
dissipation of the flip-flops becomes a consideration. No derating recommendations 
for the integrated circuit flip-flop are provided by the manufacturer, therefore, 
no derated value was employed as a specific design criterion. The maximum flip-flop 
power dissipation computed for any condition is 38.8 mw, and occurs for the original 
version of the magnetic amplifier driver circuit, i.e., Model 2. Consequently, it 
is concluded that this level of flip-flop power dissipation, as estimated by the 
methods herein, is acceptable. 
Before completing the discussion of performance comparison, the comparison 
of circuit life for the three models is considered. Comparisons were made on the 
basis of circuit success probabilities and are summarized in Table IV. Both two- 
and three-state logic were employed because of research interest in various analysis 
techniques. It is noted that the results for the two techniques are contradictory, 
however, more confidence is placed in the result using three-state logic because 
of the added depth in considering the effect of specific modes of component failure. 
On the basis of three-state logic, Model 3 is the superior circuit. Model 2 
does not offer improvement over Model 1 because the shorted mode of failure for 
the diodes on the output of the inactive flip-flop is critical. Model 3, using 
resistors in the coupling circuit, is specifically designed to eliminate the 
criticality of this type of failure. In fact, a resi.stor short is shown in 
Section 3.1 to degrade the performance less than the failure mode when the output 
lead of the inactive flip-flop becomes grounded. As shown in Table 111 for Model 3 
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with this mode of flip-flop failure, the base current is 2 . 2  ma for the timing 
channel circuits; this value representing the minimum required value. Maximum 
powr disaipaticn sf the flip-flop f o r  this model is noted as 3 6 . 4  mw. A similar 
argument is applicable to Model 3 of the magnetic amplifier driver circuit. 
On the basis of two-state logic, Model 2 appears to be the best circuit, 
however, because this approach neglects modes of failure, there is less confidence 
in the results than in those obtained with three-state logic. Elimination of 
eight diodes in using Model 2 instead of Model 1 results in the improvement shown. 
The similar effect of further elimination of the remaining eight diodes by Model 3 
is offset by the addition of the two resistors. Since conventional treatment 
with two-state logic automatically considers a failure of these added components 
as critical, the result differs from that obtained with three-state logic. 
The above arguments point to Model 3 as the preferred circuit for use in the 
inverter. Model 1 is definitely ruled out. 
A s  shown in Table 111, Model 2 offers some improvement in performance over 
Model 3 in that additional safety margin for regulating the base currents is 
available and flip-flop power dissipation is less. 
performance more than offsets the decrease in likelihood of survival is subject to 
question, but the considerations of Model 2 as a candidate for use in the invercer 
were justified. Adequate quantitative assessment of the trade-off between 
performance and life in comparing Models 2 and 3 could be obtained only by 
constructing numerous circuits and testing them under various conditions. 
Whether the improvement in 
In final summary, Model 3 of the timing channel circuits and the magnetic 
amplifier driver circuit is recommended for use in the static inverter. This 
recommendation is based strongly on the analysis results and arguments presented 
above but is supported by the engineering confidence achieved from familarity 
gained with the circuit during the analysis and the observations with breadboarded 
versions of the circuit. 
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